

Information for questions 1–2

Suppose an array of 2 32-bit ints is written to address 0x007. Assume that we are running on (little-endian) x86 machine and `array[0] = 0xba5eba11` and `array[1] = 0x5ca1ab1e`.

Question 1 [2 pt]: (see above) What byte is stored at address 0x007? Write your answer as a hexadecimal number. If the value is outside the array write **unknown**.

Answer:

Question 2 [2 pt]: (see above) What byte is stored at address 0x003? Write your answer as a hexadecimal number. If the value is outside the array write **unknown**.

Answer:

Question 3 [2 pt]: What would we need to change to allow the y86 processor to be able to support the complex address mode used for the second parameter of: `rmmovq %rbx, 8(%rbx, 4)`. Place a **✓** in each box corresponding to a correct answer and leave other boxes blank.

- A** control logic
- B** the ISA
- C** the number of inputs to the data memory
- D** the number of inputs and/or outputs to the register file

Question 4 [2 pt]: Suppose one has a single-cycle processor with which takes 2000 ps per cycle. Suppose this processor is evenly divided into four pipeline stages, using registers with 100 ps of register delay for the added registers to support this pipelining. What would the best possible cycle time of the resulting processor be? (Write your answer as a number of picoseconds.)

Answer:

Question 5 [2 pt]: Consider a machine with 4 condition codes OF (overflow flag), SF (sign flag), Carry flag (CF), Zero flag. What flag(s) is/are set after the code executes? Assume all registers (including the flag registers) originally contain 0.

```
addq $1, %rbx
subq $0xFFFFFFFF, %rcx
```

Place a **✓** in each box corresponding to a correct answer and leave other boxes blank.

- A** ZF
- B** SF
- C** OF
- D** CF

Question 6 [2 pt]: Y86 does not support the x86 instruction `pushq (%rbx)`. Which of the following assembly snippets are equivalent to this instruction? (; separates assembly instructions in the answers below.) Assume that `%rax` is a temporary register that can be modified.

- A `pushq %rbx; mrmovq (%rsp), %rbx`
- B `rrmovq %rbx, %rax; add %rsp, %rbx;`
- C `rmmovq %rbx, 8(%rsp)`
- D `rmmovq %rsp, 0(%rbx); rrmovq %rsp, %rbx;`
- E `mrmovq (%rbx), %rax; pushq %rax`
- F none of the above.

Answer:

Question 7 [2 pt]: Given a 32-bit unsigned integer `x` which of the following C snippets copies the least significant 12 bits of the integer into the second least significant 10 bits? For example, the integer (specified in hexadecimal) `0x12345678` should become `0x12678678`. **Place a ✓ in each box corresponding to a correct answer and leave other boxes blank.**

- A `x = ((x << 12) & 0xFFF000) + (x & 0xFF000FFF);`
- B `x = ((x ^ (x >> 12)) | ((x << 12) & 0xFFF000));`
- C `x = ((x & ~0xFFFFFFFF) | ((x << 12) | x) & 0xFFFFFFFF);`
- D `x = ((x & ~0xFFFFFFFF) | (((x & 0xFFF) << 12) | (x & 0xFFF)));`

Question 8 [2 pt]: In the single-cycle processor design discussed in lecture and our textbook, which of the following instructions use the ALU result? **Place a ✓ in each box corresponding to a correct answer and leave other boxes blank.**

- A `nop`
- B `ret`
- C `jmp`
- D `call`

Question 9 [2 pt]: Which of the following are advantages of pipelining? **Place a ✓ in each box corresponding to a correct answer and leave other boxes blank.**

- A less clock cycles per instruction
- B less circuitry
- C more instructions completed per unit of time
- D shorter clock cycles

Question 10 [2 pt]: Which of the files in the compilation pipeline include the relocation table? (Assume that static linking is used.) **Place a ✓ in each box corresponding to a correct answer and leave other boxes blank.**

- A** .o files
- B** .exe files
- C** .s files
- D** .c files

Question 11 [2 pt]: Which of the following are more likely characteristics of RISC ISAs than CISC ISAs? **Place a ✓ in each box corresponding to a correct answer and leave other boxes blank.**

- A** RISC ISAs have variable length instructions *a.RISC ISAs more registers
- B** Allowing one of the operands in a subtract instruction to be a memory location
- C** RISC ISAs result in shorter assembly programs

Question 12 [2 pt]: Consider the following snippet of HCLRS code below. Assume D0, D1 and S are **1-bit** input signals, and I1, I2, and Out are **1-bit** signals.

```
I1 = D0 & !S;
I2 = D1 & S;
Out = I1 | I2;
```

The code above computes the same value for Out as:

- A** Out = [S == 1 : D0; S == 0 : D1; 1 : 0;];
- B** Out = D0 ^ D1;
- C** Out = [S == 0 : D0; S == 1 : D1; 1 : 0;];
- D** Out = D0 + D1;
- E** none of the above

Answer:

Information for questions 13–13

Using notation like 10K, 2M, etc. where K, M, etc. represent powers of two.

Question 13 [2 pt]: (see above) Write 2^{23} compactly.

Answer:

Question 14 [2 pt]: Consider the following C function code where x is a 32-bit signed integer:


```
if (x < 0) {
    x = x*5;
}
```

Which of the following are equivalent? Assume all right shifts are arithmetic.

- A** x += (x << 4) & (x >> 30)
- B** x += (x << 4) & (x >> 31);
- C** x |= (x << 2);
- D** x |= (x << 2) ^ (x >> 31);
- E** x += (x << 2) & (x >> 31);
- F** x |= (x << 2) & (x >> 30);
- G** none of the above

Answer:

Information for questions 15–16



Selected register numbers: %rax: 0,

%rcx: 1, %rdx: 2 %rbx: 3.

Selected OPq fn values: add: 0, sub: 1, and: 2, xor: 3.

Consider the execution of a Y86 machine where the initial contents of memory are shown below.

On each line, an address is written before the colon; after the colon is a sequence of byte values written in hexadecimal. The first (leftmost) value is located at the address indicated, the second at that address plus 1, and so on.

Any memory location not specified is initially zero.

Execution starts at address 0x00 and continues until a halt instruction is reached

Assume all registers are initially zero and write your answers as hexadecimal number.

```
0x00: 50 00 0A 00 00 00 00 00
0x08: 00 00 60 00 70 03 00 00
0x10: 00 00 00 00 00 00 00 00
```

Question 15 [2 pt]: (see above) What is the final value of the PC?

Answer:

Question 16 [2 pt]: (see above) What is the two least significant bytes of the register %rax?

Answer:

Question 17 [2 pt]: Consider the C code below. Which of the following is a correct assembly translation of the function above? (A, B, C, or D)

```
int search(int c){
    while(c < 11){
        c += c;
    }
    return c;
}
```

A.

```
search:
    mov     %edi, %eax
.L3:
    cmp     $10, %eax
    jg     .L1
    add     %eax, %eax
    jmp    .L3
.L1:
    ret
```

C.

```
search:
    mov     %edi, %eax
    cmp     $11, %edi
    jle    .L2
    xor     %eax, %eax
.L2:
    ret
```

B.


```
search:
    mov     %edi, %eax
.L3:
    cmp     $11, %eax
    jle    .L1
    add     %eax, %eax
    jmp    .L3
.L1:
    ret
```

D. none of these

Answer:

Information for questions 18–20

Suppose we wanted to add a `rrswap rA, rB` instruction to the single-cycle Y86 processor design shown below:



This instruction would take two registers and swap their values. For example, if `%rax` initially contained `0x1234` and `%rbx` initially contained `0x5678`, then running `rrswap %rax, %rbx` would result in `%rbx` containing `0x5678` and `%rax` containing `0x1234`.

Question 18 [2 pt]: (see above) When the `rrswap` instruction is executing, what should the `srcB` input to the register file select?

- A another value (an additional input needs to be added to the MUX)
- B the constant register number for `%rsp`
- C it does not matter
- D the value `rB` from the instruction

Answer:

Question 19 [2 pt]: (see above) The encoding for the `rrswap` instruction would probably be most similar to the encoding of _____.


- A `irmovq`
- B `pushq`
- C `popq`
- D `addq`

Answer:

Question 20 [2 pt]: (see above) Which of the following changes would be helpful for implementing the instruction on the processor design shown above? **Place a \checkmark in each box corresponding to a correct answer and leave other boxes blank.**

- A adjusting the MUXes controlling the ALU inputs to allow **either** inputs to be set to `R[srcA]`'s value
- B adding an additional read and/or write port to the register file
- C adjusting the MUX controlling the `srcA` input of the register file to add an additional input
- D adding a MUX just before the register file's next `R[dstM]` input

Question 21 [2 pt]:



Answer:

Consider the above circuit where the box labelled “add” is a combinatorial circuit that performs a 64-bit integer addition, and each of the registers store a 64-bit value and are rising-edge triggered like those we discussed in lecture. If the registers X, Y, Z initially store the values 1, 0, 0 respectively, what is the value of register X after five rising edges of the clock? Write your answer as a base-10 number.

Pledge:

On my honor as a student, I have neither given nor received aid on this exam.

Your signature here