




# PIII Data Stream

---


- Power Saving Modes
- Buses
  - System
  - Cache
- Memory Order Buffer
- Memory Hierarchy
  - L1 Cache
  - L2 Cache

# Power Saving Modes


Clock State	Exit Latency	Snooping?	System Uses
Normal	N/A	Yes	Normal program execution
Auto Halt	Approximately 10 bus clocks	Yes	S/W controlled entry/idle mode
Stop Grant	10 bus clocks	Yes	H/W controlled entry/exit mobile throttling
Quick Start	Through snoop, to HALT/Grant Snoop state: immediate Through STPCLK#, to Normal state: 8 bus clocks	Yes	H/W controlled entry/exit mobile throttling
HALT/Grant Snoop	A few bus clocks after the end of snoop activity	Yes	Supports snooping in the low power states
Sleep	To Stop Grant state 10 bus clocks	No	H/W controlled entry/exit desktop idle mode support
Deep Sleep	30 $\mu$ sec	No	H/W controlled entry/exit mobile powered-on suspend support




V0001-00



# Power Saving Modes



# Bus Interface





# PIII Buses At-a-Glance

---

Address Bus Width	36 Bit
Data Bus Width	64 Bit
Dual Independent Bus (DIB) dedicated for L2	64+8 Bit (0.25 $\mu\text{m}$ ) 256+32 Bit (0.18 $\mu\text{m}$ )



# PIII System Bus

---

- 133 MHz
- ECC error checking
- Supports multiple processors
- 4 write back buffers
- 6 fill buffers
- 8 bus queue entries



# PIII Bus Enhancements

---

- Pentium II Write Buffers
- Removed dead cycle
- Using all fill buffers as WC fill buffers






# Memory Order Buffer (MOB)

---

- Load Buffer (LB)
  - 16 entries
- Store Buffer (SB)
  - 12 entries
- Re-dispatches  $\mu$ ops
- Cache bandwidth



# Memory Order Buffer (MOB) Re-Ordering

---

- Stores can not pass other loads or stores
- Loads can pass other loads, but can not pass stores
- Store Coloring
- Multiprocessing dilemma



# PIII Cache Design

---

- Harvard Architecture for L1
- Unified for L2
- Inclusive



# Inclusive vs. Exclusive

---

- Inclusive: reduces effective size of lower level caches
- Exclusive: data resides in one cache



# L1 Instruction Cache

---

- Non-blocking 16 KB
- 4-way associativity
- 32 Byte/Line
- SI
- Fetch Port
- Internal and External Snoop Port
- Least Recently Used




# L1 Data Cache

---

- Non-blocking 16 KB
- 4-way associativity
- 32 Bytes/Line
- MESI
- Dual-ported
- Snoop Port Write Allocate
- Least Recently Used

# L2 Cache

- Discrete Level 2 Cache
- Advanced Transfer Cache





# Discrete L2 Cache

---

- 512 KB+ off-die
- 64 Bit bus
- 4-way set associativity
- Slower, but bigger





# Advanced Transfer Cache

---

- 256 KB on-die
- 256 Bit Bus
- 8-way associativity
- Faster, but smaller

# L2 Cache Effects on Power

Proc. Core Freq. (MHz)	L2 Cache Size (Kbytes)	Thermal Design Power <sub>2</sub> (W)	L2 Cache Power (W)	Power Density <sup>4</sup> Up to CPUID 0683h (W/cm <sup>2</sup> )	Power Density <sup>4</sup> For CPUID 0686h <sup>6</sup> (W/cm <sup>2</sup> )	Max T <sub>JUNCTION</sub> (°C)	T <sub>JUNCTION</sub> Offset <sup>7</sup> (°C)	L2 Cache Min T <sub>CAASE</sub> (°C)	L2 Cache Max T <sub>CAASE</sub> (°C)	Min T <sub>COVER</sub> (°C)	Max T <sub>COVER</sub> (°C)
450	512	25.3	1.26	21.6 <sup>5</sup>	n/a	90	4.8	5	105	5	75
500	512	28.0	1.33	23.9 <sup>5</sup>	n/a	90	4.8	5	105	5	75
533B	512	29.7	1.37	25.4 <sup>5</sup>	n/a	90	4.8	5	105	5	75
533EB	256	14.0	N/A	19.3 <sup>6</sup>	22.0	82	2.0 <sup>7</sup>	N/A	N/A	5	75
550	512	30.8	1.37	26.3 <sup>5</sup>	n/a	80	4.8	5	105	5	75
550E	256	14.5	N/A	20.0 <sup>6</sup>	22.8	82	2.1 <sup>7</sup>	N/A	N/A	5	75
600	512	34.5	1.60	29.5 <sup>5</sup>	n/a	85	4.8	5	105	5	75
600B	512	34.5	1.60	29.5 <sup>5</sup>	n/a	85	4.8	5	105	5	75
600E	256	15.8	N/A	21.8 <sup>6</sup>	24.8	82	2.3 <sup>7</sup>	N/A	N/A	5	75
600EB	256	15.8	N/A	21.8 <sup>6</sup>	24.8	82	2.3 <sup>7</sup>	N/A	N/A	5	75
650	256	17.0	N/A	23.4 <sup>6</sup>	26.7	82	2.5 <sup>7</sup>	N/A	N/A	5	75
667	256	17.5	N/A	24.1 <sup>6</sup>	27.5	82	2.5 <sup>7</sup>	N/A	N/A	5	75
700	256	18.3	N/A	25.2 <sup>6</sup>	28.7	80	2.7 <sup>7</sup>	N/A	N/A	5	75
733	256	19.1	N/A	26.3 <sup>6</sup>	30.0	80	2.8 <sup>7</sup>	N/A	N/A	5	75
750	256	19.5	N/A	26.9 <sup>6</sup>	30.6	80	2.8 <sup>7</sup>	N/A	N/A	5	75



# Software Controlled Caching

---

- Streaming Data Trashes Cache
- Skip levels in Memory Hierarchy
- Senior Load